Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain
نویسندگان
چکیده
منابع مشابه
Hardware Implementation of the Multirate Decimation Filter for Noise Thermometer based on FPGA
This paper introduces an efficient Field Programmable Gate Array (FPGA) realization of a multirate decimation filter with narrow pass-band and narrow transition band for Noise thermometer application. The filter is composed of three stages; the first stage is a Cascaded Integrator Comb (CIC) decimation filter, the second stage is a two-coefficient half-band (HB) filter and the last stage is a s...
متن کاملA Novel and Efficient Hardware Implementation of Scalar Point Multiplier
A new and highly efficient architecture for elliptic curve scalar point multiplication is presented. To achieve the maximum architectural and timing improvements we have reorganized and reordered the critical path of the Lopez-Dahab scalar point multiplication architecture such that logic structures are implemented in parallel and operations in the critical path are diverted to noncritical path...
متن کاملEfficient Hardware Realization of Truncated Multipliers using FPGA
Truncated multiplier is a good candidate for digital signal processing (DSP) applications including finite impulse response (FIR) and discrete cosine transform (DCT). Through truncated multiplier a significant reduction in Field Programmable Gate Array (FPGA) resources can be achieved. This paper presents for the first time a comparison of resource utilization of Spartan-3AN and Virtex-5 implem...
متن کاملEfficient FPGA Hardware Implementation of Secure Hash Function SHA-2
The Hash function has been studied by designers with the goal to improve its performances in terms of area, frequency and throughput. The Hash function is used in many embedded systems to provide security. It is become the default choice for security services in numerous applications. In this paper, we proposed a new design for the SHA-256 and SHA-512 functions. Moreover, the proposed design ha...
متن کاملEfficient BinDCT hardware architecture exploration and implementation on FPGA
This paper presents a hardware module design for the forward Binary Discrete Cosine Transform (BinDCT) and its implementation on a field programmable gate array device. Different architectures of the BinDCT module were explored to ensure the maximum efficiency. The elaboration of these architectures included architectural design, timing and pipeline analysis, hardware description language model...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2014
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2014/546264